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Abstract: In this paper, a novel non-isolated Single-Switch Quadratic Boost Coupled-Inductor (SSQBCI) DC/DC converter with
continuous input current and low voltage stress on the switching component is presented. The suggested structure is based on
the traditional quadratic boost converter. In this new topology, to achieve an ultra-high voltage gain without large duty cycle, a
Coupled-Inductor (CI) along with a Voltage Multiplier (VM) are employed. The magnetic energy stored in the leakage inductor of
the CI is recycled by a regenerative passive clamp capacitor that is connected with the switch in parallel, which helps to limit the
maximum voltage across the switch. Therefore, to reduce the switch conduction loss and improve the efficiency, a switch with
the low static drain-to-source ON-resistance can be used. Moreover, the low voltage stress on the output side diode alleviates
the reverse recovery loss. The steady-state operating principle, comparisons with other related topologies and also design
considerations in Continuous Conduction Mode (CCM) will be analyzed in detail. Finally, the performance of the proposed
SSQBCI is verified by experimental results using a prototype with 30V input and 200V - 160 W output operation at a constant
switching frequency 50 kHz.
1 Introduction
Nowadays, renewable energy sources (RES), such as fuel cells and
Photovoltaic (PV), are being considered and developed rapidly in
the modern society. Since such sources provide low voltage levels
(<50 V), the use of step-up converters as an interface circuit is
common to convert into higher voltages for many applications. In
this context, given the importance of continuous input current that
limits EMI problems, current-fed strategies of step-up converters
are a more suitable choice for the RES to extract the maximum
power [1]. The other key indicators of such converters for proper
performance are high voltage gain ratio, low voltage stress, high
efficiency, and low cost [2].
Theoretically, the traditional DC/DC step-up converters with
continuous input current such as boost, CUK, and SEPIC can
provide a step-up voltage gain for the RES. However, in practice,
because of the limitation of the voltage gain ratio, often a very high
duty cycle is required in these converters. This leads to a dramatic
increase in switching loss and diode reverse recovery problems. So
due to high power losses and low efficiency, the voltage gain ratio
is severely limited (< 5). As a result, it is necessary to design
converters with improved key performance indicators.
To solve this problem, by applying some voltage boosting
techniques such as Voltage Lift, Voltage Multipliers (VM) cells,
switched-capacitors/inductors, and also combining techniques,
various types of step-up converters have been introduced to
enhance the voltage conversion ratio of the DC-DC converters [2].
These converters can achieve a higher voltage gain than the
traditional step-up converters. Nevertheless, the use of a large
number of passive components will be necessary for wider voltage
gain applications. These lead to increased cost and complexity of
such converters.
In recent years, utilizing Coupled-Inductor (CI) as a valuable
component allows the voltage gain ratio of converters to be
enhanced in a wider range with the help of a turn's ratio besides the
duty cycle. So far, much work of step-up converters based on CI
along with other voltage boosting techniques especially VMs have
been done to increase the voltage gain of DC-DC converters [2, 3].
It is noteworthy that, the energy stored in the leakage inductor of
the CI leads to a high voltage spike on the switching components.
This problem can be alleviated by using clamp capacitors (active or
passive) in parallel with the switch [4, 5]. It can be pointed out that
the passive clamp circuit is simpler than an active clamp circuit and
has almost no effect on the control system. Moreover, because of
the reflected current effect on the primary side, the coupling of the
CI series with the DC input source leads to an increase in the ripple
of the input current which increases the EMI problem [3].
Therefore, it is better to apply the CI in the middle stage of the
circuits, to be more applicable in the RES.
A simple approach for further extension of the voltage
conversion ratio of DC-DC converters with maintaining continuous
input current is a cascading connection of two or more simple step-
up converters. Cascading of two basic boost converters, which is
called quadratic boost, is capable to extend the voltage gain ratio as
a quadratic function of the duty cycle [6]. However, in this
converter, the second power switch suffers from high voltage
stress, which is equal to the output voltage. So far, various
modified structures of quadratic boost converters have been
presented in scientific papers [4, 7–10]. However, the voltage gain
of these converters has not improved significantly.
In recent years, the use of magnetically CI along with VMs has
been a favorite candidate to further extension of the voltage gain
ratio of quadratic boost converters [11–31]. In [11] a new single
switch quadratic boost converter with continuous input current is
introduced. However, the mentioned converter can reach an ultra-
high voltage gain with the use of a large number of semiconductor
components. In [5, 12] new quadratic high step-up DC-DC
converters with active clamp capacitors are suggested. In these
converters using three magnetic cores, soft switching conditions
are achieved. The voltage rate limitation is the main important
disadvantage of these topologies. In [13–15] several types of
modified quadratic boost base converters are suggested. However,
the mentioned converters have demerits including limitation of the
voltage conversion ratio along with high ripple input current. Three
different types of single-switch quadratic high step-up DC-DC
converter with VM and passive clamp capacitor are proposed in
[16–18]. Voltage gain ratio limitation is the main important
drawback of these topologies. Recently an ultra-high gain DC-DC
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converter with extendable voltage gain is presented in [19]. Input
current with large ripples along with the use of a large number of
switching devices are the main demerits of this converter, which
limits its application for the RES. Moreover, in [20] a new CI-
based high gain converter with active snubber with low voltage
stress on the devices is suggested. The mentioned converter has
demerits including the use of a large number of semiconductor
components. In [21–23] quadratic based hybrid cascade converters
are presented. Despite the low voltage rate on the power switch, the
voltage conversion ratio is not significantly extended. In addition,
other types of single switch step-up converters based on quadratic
boost converter are suggested in [24–27]. In these topologies, using
the switched-capacitor technique and CI the voltage gain is
enhanced significantly. However, an input current with large ripple
limits the application of the converter [26]. A new high step-up
converter with quadratic voltage gain based on cascading boost and
buck-boost is introduced in [28]. In this converter, using two power
switches with simultaneous operation along with a CI, an ultra-
high step-up/step-down voltage conversion ratio is obtained. In
[29, 30], high voltage gain DC-DC converters integrating CI and
diode–capacitor techniques with high voltage gain are suggested.
Furthermore, a family of high step-up cascade DC-DC converters
with CI and clamped circuits is introduced in [31]. In this converter
to decrease the voltage stress and volume of the output capacitor,
more capacitors in series instead of a single output capacitor are
used.
Based on the above aspects in the development of quadratic
boost converter, the aim of this work is to propose a new modified
single-switch step-up converter (SSQBCI) with outstanding
benefits including ultra-high voltage conversion ratio, low input
current ripple, and high efficiency. Therefore, the suggested
strategy is more useful for applications in the RES. The proposed
SSQBCI is based on a quadratic hybrid cascaded connection along
with CI and VMs. Moreover, the voltage rate across the single
power switch is limited by a regenerative passive clamp capacitor.
Hence, the energy stored in the leakage inductor also increases the
voltage gain further. Moreover, another merit of the proposed
converter is the low voltage stress across the output diode. These
low voltage stress levels on the switching components enhance the
efficiency of the converter.
This work is organized as follows: circuit description of the
proposed converter is presented in Section 2. DC performance
analysis and comparative analysis with other topologies are
discussed in Sections 3 and 4. Design guidance of the SSQBCI is
given in Section 5. Hardware results and discussion are shown in
Section 6. Finally, a brief conclusion is drawn.
2 Circuit description
Fig. 1 illustrates the circuit structure of the proposed SSQBCI. This
circuit is the combination of two main parts including a traditional
quadratic boost converter and a magnetically CI with a VM. The
introduced SSQBCI comprises a power switch (S), an input
inductor (L1), a CI, six diodes (D1, D2, D3, D4, D5, and Do) and
five capacitors (C1, C2, C3, C4, and Co). Moreover, in order to limit
the voltage rate on the single power switch, a regenerative passive
clamp capacitor C2 is used. As a result, the energy of the leakage
inductor can be recycled in the balancing capacitor C3 that helps to
further increase of voltage gain. To simplify the circuit analysis of
the SSQBCI, the following assumptions are made:
(i) All switching devices are considered ideal.
(ii) All capacitors are sufficiently large, so their voltages are
assumed constant without a ripple.
(iii) The magnetically CI is modeled with an ideal transformer
along with a parallel magnetizing inductor (Lm) and a series
merged leakage inductor (Lk) in the primary side with turns ratio
1:n (n = n2/n1) and coupling-coefficient K = Lm/(Lm + Lk).
(iv) The input and magnetizing inductances are considered large
enough with CCM operation, thus their currents are ripple-free.
According to the aforementioned assumptions, some theoretical
key waveforms of the introduced converter under CCM operation
for one switching period are depicted in Fig. 2. Furthermore, the
corresponding equivalent circuits of the two operating modes are
shown in Figs. 3a and b. 
Mode I [t0 – t1]: The first mode starts by turning the single
power switch S at t = t0. At the same time, diodes D2, D4 and D5
conducts, while diodes D1, D3 and Do are blocked. Fig. 3a shows
the equivalent circuit and current direction in this interval. The
input and magnetizing inductors (L1 and LM) receive energy from
the input voltage source and the capacitor C1 respectively, then
their current increase linearly. Meanwhile, the energy saved in the
regenerative clamp capacitor C2 is transferred to the balancing
capacitor C3.During this stage, the capacitor C4 received energy
from the secondary-side leakage inductor. Then, the current of the
diode D5 is increased in sinusoidal form. In addition, the output
capacitor Co is discharged to the output load. The following
equations can be written in this mode:
VL1 = Vin (1)
VLM = K(VC1) (2)
VC3 = VC2 + nVLM (3)
Fig. 1  Circuit configuration of the proposed SSQBCI
 
Fig. 2  Theoretical key waveforms of the proposed SSQBCI
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VC4 = nVLM (4)
Mode II [t1 - t2]: At the time t = t2, the power switch S is turned
OFF. The diodes D1, D3, and Do are forward biased. As it is shown
in Fig. 3b, the energy saved in the input and the magnetizing
inductors are released to the capacitors C1 and C2, respectively.
Then, their current start to decrease linearly. During this time
interval, the voltage stress of the main power switch S is limited by
the voltage of clamp capacitor C2. Moreover, the energy of the
capacitors C3 and C4 along with the secondary-side of the CI
transferred to the output capacitor Co. In this mode, the following
equations are given:
vL1 = Vin − VC1 (5)
vLM = K VC1 − VC2 (6)
vo = VC2 + VC4 + VC3 + nVLM (7)
3 DC performance analysis
3.1 Output-Input voltage conversion ratio
In order to simplify the DC performance analysis, all assumptions
in Section 2 are considered. Using the volt-second balance
principle on the input and magnetizing inductors (L1 and LM), the












Here, D is the duty cycle of the power switch S. On the other hand,
by writing KVL in Mode I and also using (2) and (4), the voltage
of the balancing capacitor C3 is expressed as:
VC3 =
1 + nK 1 − D
1 − D
2 Vin (10)
Moreover, using (2), (4) and (8) in Mode I, the voltage of the





By substituting (7) and (8)–(11) into (7), the static output-input
voltage conversion ratio of the proposed SSQBCI is obtained as
follows:
MCCM =
2 + n 1 + K − KD + n 1 − D 1 − K
1 − D
2 (12)
Fig. 4 illustrates the voltage gain ratio of the proposed SSQBCI
versus the duty cycle, different turn's ratios of CI and coupling-
coefficients (K). One can see that the proposed converter has a high
potential to increase the voltage ratio as a semi-quadratic function
by choosing a suitable turn's ratio (n) and duty cycle (D). In
addition, it is clear that the voltage conversion ratio does not
change considerably under various coupling-coefficients.
Consequently, the ideal voltage gain of the SSQBCI at k = 1 is
given as:
MCCM ideal =




The voltage stress on the switching components strongly influences
the proper selection of converter components. Referring to the
previous steady-state description of CCM operating modes, drain-
source voltage of the main power switch of the SSQBCI, which is
clamped by the capacitor C2, is obtained as follows:
VDS =
Vo
2 + n 2 − D
(14)
Moreover, the maximum peak reverse voltage of the diodes D1, D2,
D3, D4, D5, and Do are achieved respectively as:
VD1 =
1 − D Vo








2 + n 2 − D
(17)
VD4 = VDO =
1 + n Vo




2 + n 2 − D
(19)
Fig. 3  Current flow path of the proposed SSQBCI in each operating mode
in CCM operation
(a) Mode I (t0–t1), (b) Mode II (t1–t2)
 
Fig. 4  Voltage gain of the proposed SSQBCI versus the duty cycle for
various turns’ ratios of the CI and coupling-coefficients
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It is clear from (15)–(19) that increasing the turn's ratio of the CI
(n) leads to a decrease in the voltage stress on switching
components.
3.3 Current stresses of the semiconductors
Ignoring the current ripple of magnetic devices in CCM operation,






Here, Io is the output load current. Moreover, the current stresses
passing through on the power switching components are given as
follows:
ID1MAX = ID2MAX = Iin(AVG) (21)









n 2 − D + 1 + 2D − D
2
D 1 − D
2 IO (24)
Fig. 5 depicts the voltage and current rating of the power switch of
the proposed SSQBCI versus duty cycle and different turn's ratio of
the CI at Vout = 200 V and Rload = 250 Ω. It is clear from the figure
that, voltage and current stresses depend on the variation of the
turn's ratio (n) of the CI. With the increase in n, the switch voltage
stress is decreased while the current stress of the power switch is
increased. Also, the appropriate range of duty cycle to induce the
lower values of voltage and current stresses is for D < 0.55.
3.4 Analysis of theoretical efficiency
Generally, based on the parasitic resistors in the circuit
components, the theoretical efficiency of the converter can be
estimated. The main parasitic elements of the proposed converter
components are listed as follows:
(i) rL1 and rLm are the Equivalent Series Resistance (ESR) of the
input and magnetizing inductors.
(ii) Rds on  is the static drain-to-source ON-resistance of the switch
S .
(iii) ton and toff denote the time of turn-off and turn-on transition of
the MOSFET.
(iv) rC1, rC2, rC3, rC4, and rCo represent the ESR of converter
capacitors, respectively.
(v) VF1, VF2, VF3, VF4, VF5 and VFo are the threshold voltage of
the diodes.
The switch power losses of the SSQBCI are given by:
PSW Cond .





ISVDS ton + toff (25)
Where, IS is the value of the MOSFET current at the switching
instant. The copper dissipation of the proposed converter is
expressed as:
PMag . Copper




Moreover, the power loss of the body diode in the on-state is
calculated as:
PDiode
Loss = VFID AVG (27)
It can also be pointed out that the threshold voltage of diodes often
enhances at higher current levels. Furthermore, the power loss in
the capacitor is given as follows:
PCap .
Loss = rESRIC RMS
2 (28)
The theoretical efficiency and voltage gain plots of the proposed
SSQBCI versus duty cycle variations and several ESR of the input
inductor are depicted in Figs. 6a and b. The value of converter
parameters are considered as: Vin = 30 V, RLoad = 700 Ω, rLm = 50
mΩ, fs = 50 kHz, td(off) = 20 ns, td(on) = 15 ns, rds1,2(ON) = 18 mΩ,
rD1 = rD01 = rD02 = 7 mΩ, resrC1&2 = 20 mΩ, resrC3&4 = resrCo = 50
mΩ, VF1 = VF01 = VF02 = 0.5 V and n = 0.25. It is clear that by
decreasing the duty cycles or the use of smaller values of the input
inductor, the efficiency is improved.
Moreover, at high duty cycles, the voltage gain ratio of the
proposed converter increases as an exponential function, which
leads to a dramatic increase in the load current. As a result, both
the efficiency and voltage gain of the converter drop suddenly at
high range of duty ratios.
4 Comparative analysis
In this section, to demonstrate the benefits of the proposed
converter, some comparisons with relevant recent topologies
published in articles are presented. Table 1 compares several
typical performance indicators consisting of voltage conversion
ratio, the number of components, input current ripple, the voltage
Fig. 5  Voltage and current rates on the main power switch versus the duty
cycle and turns ratio of CI (Vout = 200 V and Rload = 250 Ω)
 
Fig. 6  Proposed SSQBCI in non-ideal conditions under various input
inductor ESRs.
(a) Calculated efficiency, and, (b) static voltage gain
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stress on switch and output diode and also efficiency of the
proposed SSQBCI and other converters. 
A quantitative comparison for the input current ripple of the
converters is provided in the same working point (20 V-200 V, fs = 
50 kHz and Lin = 250 uH and n = 0.5), which are shown in Table 1.
According to this table, the only converter in [11] with higher
voltage gain has a lower current ripple value than the proposed
converter. However, this converter has been forced to use a large
number of semiconductor components. For other cases, the
proposed converter has a lower input current ripple against the
other converters.
Fig. 7 depicts a line chart of the ideal voltage gain ratio over
full operation range of duty cycles of the introduced SSQBCI
compared with the converters described in Table 1 under turns ratio
n = 2. As seen from the graph, just converter in [11] has a higher
voltage conversion ratio than the proposed converter for all ranges
of the duty cycles. However, it is clear from the comparison
Table 1, this converter has been forced to use a large number of
semiconductor components. In other cases, the proposed SSQBCI
can provide a higher voltage gain ratio than the other related
converters at the duty cycle range 0 < D < 0.5.
It is noteworthy that the performance of the step-up converters
in high duty cycles should be avoided due to the sharp increase in
the power losses of the switching components. Moreover, the
normalized maximum voltage rate on the main power switch
versus the duty cycle under the same conditions (n = 2) of the
referenced converters in Table 1 is plotted in Fig. 8. According to
this figure, the maximum voltage stress of the presented SSQBCI is
at the lowest level in comparison to the other converters at the duty
cycle range 0 < D < 0.5. This leads to the choice of a MOSFET
with lower drain-to-source resistance.
Furthermore, Fig. 9 expresses the normalized maximum peak
reverse voltage comparison across the output diode. As it is clear,
in the SSQBCI, the voltage stress of the output diode is at a very
low level, which helps to alleviate the reverse recovery and
conduction losses. Moreover, a suitable indicator to evaluate power
density is the ratio of the voltage conversion to the number of the
Table 1 Performance comparison of the quadratic step-up DC-DC converters
Converter
Topology







150 WS D C CI + L T
[11] 1 7 6 1 + 2 17 2 2 + n
1 − D
2
Low (0.59 A) Vo
2 + n
1 + n Vo
2 + n
89.7%
[12] 1 6 4 1 + 2 14 1 + nD
1 − D
2
Low (1.27 A)) Vo
1 + nD
2 + D n − 1 Vo
1 + nD
93.34%
[20] 2 6 6 1 + 1 16 1 + 2n
1 − D
2








[21] 1 4 3 1 + 1 10 1 + nD
1 − D
2
Low (1.27 A) Vo
1 + nD
2 + D n − 1 Vo
1 + nD
93.00%
[22] 1 4 3 1 + 1 10 1 + nD
1 − D
2
Low (1.27 A) Vo
1 + nD
2 + D n − 1 Vo
1 + nD
94.18%
[23] 1 5 3 1 + 2 12 1 + nD
1 − D
2
Low (1.27 A) Vo
1 + nD
1 + D n − 1 Vo
1 + nD
92.4%
[24] 1 6 5 1 + 1 14 n 3D + 2 + 2 − D
2 1 − D
2
Low (1.19 A) 2 + D n − 1 Vo
n 3D + 2 + 2 − D
2nVo
n 3D + 2 + 2 − D
91.6%
[25] 1 5 4 1 + 1 12 1 + n 1 + D
1 − D
2
Low (1.04 A) Vo




[26] 1 6 5 1 + 1 14 2 + n + nD
1 − D
2
High (16 A) Vo
2 + n + nD
1 + n Vo
2 + n + nD
94.8%
[27] 1 6 5 1 + 1 14 1 + n 2 − D
1 − D
2
Low (1.17 A) Vo
1 + n 2 − D
nVo
1 + n 2 − D
93.25%
[28] 2 3 3 1 + 1 10 1 + n D
1 − D
2
Low (1.63 A) 1 − D Vo
1 + n D
nVo
1 + n D
93.6%
[29] 1 5 4 1 + 1 12 2 + n
1 − D
2
Low (1.00 A) Vo
2 + n
1 + n Vo
2 + n
95.0%
[30] 1 6 5 1 + 1 14 1 + n + nD
1 − D
2
Low (1.15 A) Vo
1 + n + nD
nVo




1 6 5 1 + 1 14 2 + n 2 − D
1 − D
2
Low (0.95 A) Vo
2 + n 2 − D
1 + n Vo
2 + n 2 − D
95.2%
S = Switch, D = Diode, C = Capacitor, CI = Coupled-Inductor, L = inductor, T = Total Device Count.
 
Fig. 7  Voltage gain comparison of the referenced converters in Table 1 (n 
= 2)
 
Fig. 8  Comparison of normalized voltage stress across the power switch
of the referenced converters in Table 1 (n = 2)
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whole components (M/N). This indicator for the referenced
converters in Table 1 is plotted in Fig. 10. It is apparent that the
suggested SSQBCI exhibits a high value of the M/N ratio.
The comparison of the overall theoretical efficiency between
the proposed converter and the other converters have been also
done in Table 1. These efficiencies are exactly calculated under the
same conditions of working point, including the input and output
voltages (30 V/200 V), output power (150 W), switching frequency
(50 kHz), turns ratio (n = 0.25), and allowable input and
magnetizing inductors current ripple (20 and 60%). The selection
of parasitic resistances are based on IRFP series for MOSFETs,
Aluminum Electrolytic Capacitors VISHAY for capacitors,
Schottky barrier rectifier for diodes, EE Ferrite core, and Iron
Powder Toroidal cores for CL and inductors, respectively. As it is
shown, the proposed converter demonstrates enough high overall
theoretical efficiency against the other converters because of its
higher voltage gain, lower input, and magnetic inductors and low
voltage stress.
To compare the costs of the referenced converters in Table 1,
the devices price that are employed in the circuits should be
obtained. Semiconductor elements in different current and voltage
stresses are selected from the same brand, including the IRFP
series from Vishay Siliconix for MOSFETS, BYV series from
Vishay Semiconductors for diodes, ECA series from Panasonic
industry for capacitors and toroid and ferrite cores from
Micrometals for magnetic components. The estimated prices of
devices are taken from semic, mouser, newark websites, which are
summarized in Table 2. As it can be seen, the cost of the presented
converter is just more than the converter in [29] and is at a low
level.
It is clear from the above discussion that the proposed converter
is more suitable for RES applications than other topologies due to
the high voltage gain ratio along with low voltage stresses and a
high M / N indicator.
5 Design guidance of the SSQBCI
An effective way for an appropriate selection of the turn's ratio of
CI (n) and the duty cycle range (D) is to analyze the curve of the
voltage and current stresses of power MOSFETs. For the proposed
converter, based on Fig. 5, the best range for the duty cycle to have
the minimum values of voltage/current stresses on the MOSFET is
0 < D < 0.55. After determining the duty cycle, according to the
required voltage gain, the turn's ratio of the CI can be calculated
using (13) as follows:
n =





Fortunately, the presented SSQBCI has an ultra-high voltage gain
in quadratic form, as it does not require the use of magnetically CI
with a large turn's ratio.
Continuous input current with a low ripple (CCM condition) in
high step-up converters has an undeniable impact on a proper
performance and extends the lifespan of the RES. The minimum
value of the input inductor (L1) of the SSQBCI is calculated based





Here, ΔIL1max is the maximum allowable current ripple that is often
considered as 20% average value for the RES.
According to Fig. 1, the CI is located in the middle stage of the
proposed circuit. Therefore, to reduce its dimensions, it can be
designed under a larger allowable current ripple, which is also a
reduced leakage inductance (LK). Using (13) and (20) the minimum
value of the magnetizing inductor LM can be given as:
Fig. 9  Comparison of normalized voltage stress on the output diode of the
referenced converters in Table 1 (n = 2)
 
Fig. 10  Comparison of the static voltage gain per number of components
of the referenced converters in Table 1 (n = 2)
 
Table 2 Cost comparison of the quadratic step-up DC-DC converters
Conv. Cost of
Cores Switches Capacitors Diodes Total
[11] $7.14 $1.61 $4.56 $4.39 $17.70
[12] $6.91 $2.20 $4.04 $5.52 $18.67
[20] $4.61 $6.9 $3.98 $3.78 $19.27
[21] $4.61 2.20 $2.91 $2.61 $12.33
[22] $4.61 $2.20 $3.03 $3.16 $13.00
[23] $7.51 $2.20 $2.45 $4.08 $16.24
[24] $4.61 $2.20 $3.77 $3.96 $14.54
[25] $3.76 $2.20 $3.44 $3.28 $12.68
[26] $3.76 $1.61 $3.79 $3.24 $12.40
[27] $4.84 $2.20 $3.65 $3.95 $14.64
[28] $5.25 $6.31 $2.45 $2.69 $16.70
[29] $3.76 $1.61 $3.46 $2.75 $11.58
[30] $4.61 $2.20 $4.01 $3.98 $14.80
Proposed $3.76 $1.61 $3.77 $3.14 $12.28
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30 − 80 %M 2 + n f s
(31)
The output capacitor (Co), which limits the output voltage ripple to
a reasonable range (ΔVCo ≈ 1% Vo), is selected based on the










The other capacitors of the SSQBCI can be designed based on their
maximum current along with the allowable voltage ripple as:
C1 =
ILM + n ID4 + ID5 D
ΔVC1 f s
>
2 D + n − nD I0























In practice, larger electrolytic capacitances usually have a small
equivalent series resistor (ESR). Thus, to reduce power dissipation
and improve efficiency, the converter capacitors Co- C4 should be
selected larger than the calculated values.
6 Hardware results and discussion
To further validate the theoretical analysis of the introduced
SSQBCI, a 160 W laboratory prototype is established, which is
depicted in Fig. 11. Moreover, Table 3 gives the component details
of the prototype. Based on the design guidance of the SSQBCI and
prototype specifications, the duty cycle and turns ratio of the CI are
considered as D = 0.4 and n = 0.25. To reduce the volume of energy
storage devices, the switching frequency of the converter is
selected to be 50 kHz. The magnetic cores of the input and the
magnetizing inductors are iron powder toroidal core T 184-52 and
ferrite core EE 42/21/15 with a 0.2 mm air gap, respectively. A
high-frequency current probe PA-667 1 MHz was used to obtain
the current waveforms. The introduced SSQBCI is operated at
CCM and the experimental key waveforms of the SSQBCI
prototype are shown in Figs. 12 and 13. The time division of the
figures are same as Time/DIV = 10 us.
The measured waveforms of the input inductor current along
with the gate signal of the MOSFET in the time domain are shown
in Fig. 12a. It can be seen that the current of the input inductor is
continuous with small ripple ΔiLin = 1 A (17.8% of the average),
which is suitable for the RES. Furthermore, Fig. 12b depicts the
Fig. 11  Photograph of the presented SSQBCI prototype
 







power switch S IRFB4227PbF with RDS(ON) = 19.7 mΩ,
td(on) = 33 ns, td(off) = 21 ns
input inductor L1 0.255 mH with rL1 = 55 mΩ (T184-52)
CI EE42/21/15, n = 0.25
magnetizing inductor LM 0.250 mH
Diode D1, D2, D3 and D5 MUR410/100 V With Maximum
VF  = 0.89 in 4 A
Diode D4 and Do MUR415/150 V With Maximum
VF  = 0.71 in 3 A
 
Fig. 12  Experimental results of the SSQBCI. (Time/Dive = 10 us/div)
(a) VPulse and iL1, (b) VDS and iS and, (c) VD1 and iD1
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measured voltage and current across in the power MOSFET. As it
is shown, the voltage stress across the MOSFET is about 84 V,
which is 42% lower than the output voltage. Furthermore, Fig. 12c,
Figs. 13a–d and 14a show the experimental key waveforms of the
voltage and current rates of the converter diodes (D1–D5 and Do),
which are close to the theoretical results. From Fig. 14a, the
voltage rate of the output diode Do is about 105 V, which is
significantly smaller than the output voltage (Vout = 200 V) of the
converter. The steady-state behavior of the converter output voltage
and the primary-side current of the CI (the leakage inductor (iLK))
along with its current ripple are also shown in Fig. 14b. It should
be noted that there is no need to design magnetic devices that
located in the middle stage of the circuit with very little ripple.
Because very low ripple requires the use the CI with very high
magnetizing inductance, which leads to an increase in ohmic
losses.
In addition, Fig. 15 shows the measured efficiency of the
SSQBCI versus the output power variation (20 W–160 W). The
efficiency is measured for two values of the input voltages Vin = 20 
V and Vin = 30 V while maintaining the output voltage regulation
(Vout = 200 V). The measured efficiency of the suggested converter
at load power of 160 W at Vin = 30 V is about 94.7%. As it is clear
in this figure, increasing the input voltage source, which leads to
reduce the voltage gain, improves the converter efficiency.
The experimental efficiency results of the proposed converter
prototypes against the converters in [25, 30] under various output
powers Pout = 20 W–160 W are also presented in Fig. 16. It can be
seen that the efficiency of the proposed converter is acceptable and
very close to the converter [25] with twelve components. The
converter in [30] has a lower efficiency than the proposed
converter and Ref [25] because of the lower voltage gain ratio and
higher switch voltage stress. Moreover, The break-down of power
losses of the proposed converter components with the output
voltage 200 V and the input voltages of 30 V based on the
Fig. 13  Experimental results of the SSQBCI, (Time/Dive = 10 us/div)
(a) VD2 and iD2, (b) VD3 and iD3, (c) VD4 and iD4, (d) VD5 and iD5
 
Fig. 14  Experimental results of the SSQBC (Time/Dive = 10 us/div)
(a) VDo and iDo, (b) Vout and iLK
 
Fig. 15  Measured efficiency versus several output power for two different
input voltages
 
Fig. 16  Experimentally compare of the efficiency of the SSQBCI, Ref [25]
and Ref [30]
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mentioned method in Section IV is calculated and illustrated in
Fig. 17.
As is evident, due to the high current rate in the input section of
the converter, the input and magnetizing inductors have dominant
dissipation loss than other components.
7 Conclusion
In this paper, a new type of high step-up DC-DC converter with
continuous input current has been proposed. The converter
structure, which is based on the quadratic boost, utilizes a CI and
VM to further lift the voltage gain. The presented topology can
provide an ultra-high step-up voltage conversion ratio, input
current with low ripple and also low voltage spikes on the
semiconductor components. A regenerative passive clamp is
adopted for limiting the voltage rate of the single power switch and
recycling the energy storied in the leakage inductor. Also, because
of the low voltage stress across the output diode, the reverse
recovery loss of the output diode is alleviated. Circuit description,
steady-state analysis, and the advantages of the suggested converter
compared to other related converters have been discussed in
details. Moreover, the experimental results of a sample prototype at
Po = 160 W with input voltage Vin = 30 V and the output voltage
Vo = 200 V verified the feasibility of the introduced converter. All
the aforementioned merits can prove that the proposed converter is
a proper competitive option to be applied in the RES.
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